Hierarchical Static Timing Analysis at Bull with HiTas
نویسندگان
چکیده
This paper describes the method used in the design of a 26 million transistors chip at BULL to verify the timing performance using the hierarchical timing analysis tool HiTas as well as the interactive path browser Xtas. Those tools have been designed at UPMC and are now commercialized by AVERTEC. The complexity is handled by partitioning the analysis according to the hierarchical partitioning of the design phase. The propagation times within a circuit are represented using a multi-level hierarchical timing view. 1
منابع مشابه
Hierarchical Timing Analysis under the XBD0 Model
We propose a hierarchical timing analysis technique applicable to the XBD0 delay model, which is the underlying model for floating mode analysis and viability analysis. Given a hierarchical combinational circuit, the timing property of each leaf module is characterized first. Since this timing characterization step takes into account false paths in each module, a timing model constructed is mor...
متن کاملHarmony: static noise analysis of deep submicron digital integrated circuits
As technology scales into the deep submicron regime, noise immunity is becoming a metric of comparable importance to area, timing, and power for the analysis and design of very large scale integrated (VLSI) systems. A metric for noise immunity is defined, and a static noise analysis methodology based on this noise-stability metric is introduced to demonstrate how noise can be analyzed systemati...
متن کاملStatic Timing Model Extraction for Combinational Circuits
For large circuits, static timing analysis (STA) needs to be performed in a hierarchical manner to achieve higher performance in arrival time propagation. In hierarchical STA, efficient and accurate timing models of sub-modules need to be created. We propose a timing model extraction method that significantly reduces the size of timing models without losing any accuracy by removing redundant ti...
متن کاملConcurrent Multi-mode Timing Model Generation for Hierarchical Timing Analysis
In this paper, we investigate the challenges in timing model generation for designs operating at various functional modes and timing corners for reducing the overall complexity of timing verification besides preserving the key intent of IP protection. We also propose a method for concurrently generating a model that can address the requirements of timing verification of a set of functional cons...
متن کاملOn Composable System Timing, Task Timing, and WCET Analysis
The complexity of hardware and software architectures used in today’s embedded systems make a hierarchical, composable timing analysis impossible. This paper describes the source of this complexity in terms of mechanisms and side effects that determine variations in the timing of single tasks and entire applications. Based on these observations, the paper proposes strategies to reduce the compl...
متن کامل